JPH0316659B2 - - Google Patents

Info

Publication number
JPH0316659B2
JPH0316659B2 JP59109805A JP10980584A JPH0316659B2 JP H0316659 B2 JPH0316659 B2 JP H0316659B2 JP 59109805 A JP59109805 A JP 59109805A JP 10980584 A JP10980584 A JP 10980584A JP H0316659 B2 JPH0316659 B2 JP H0316659B2
Authority
JP
Japan
Prior art keywords
bus
signal
grant
master
local
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59109805A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6015765A (ja
Inventor
Suchiibun Nooguren Kento
Eritsuku Uoogerusubaagu Robaato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS6015765A publication Critical patent/JPS6015765A/ja
Publication of JPH0316659B2 publication Critical patent/JPH0316659B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/37—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a physical-position-dependent priority, e.g. daisy chain, round robin or token passing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP59109805A 1983-07-05 1984-05-31 共通バスのアクセス制御システム Granted JPS6015765A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/511,053 US4660169A (en) 1983-07-05 1983-07-05 Access control to a shared resource in an asynchronous system
US511053 1983-07-05

Publications (2)

Publication Number Publication Date
JPS6015765A JPS6015765A (ja) 1985-01-26
JPH0316659B2 true JPH0316659B2 (en]) 1991-03-06

Family

ID=24033263

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59109805A Granted JPS6015765A (ja) 1983-07-05 1984-05-31 共通バスのアクセス制御システム

Country Status (4)

Country Link
US (1) US4660169A (en])
EP (1) EP0130470B1 (en])
JP (1) JPS6015765A (en])
DE (1) DE3463980D1 (en])

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4730268A (en) * 1985-04-30 1988-03-08 Texas Instruments Incorporated Distributed bus arbitration for a multiprocessor system
FR2598836B1 (fr) * 1986-05-15 1988-09-09 Copernique Dispositif intercalaire de connexion independante a un ensemble informatique d'unites de memoire auxiliaire
WO1988002888A1 (en) * 1986-10-17 1988-04-21 Fujitsu Limited Data transfer system having transfer discrimination circuit
US4941083A (en) * 1987-05-01 1990-07-10 Digital Equipment Corporation Method and apparatus for initiating interlock read transactions on a multiprocessor computer system
US4949239A (en) * 1987-05-01 1990-08-14 Digital Equipment Corporation System for implementing multiple lock indicators on synchronous pended bus in multiprocessor computer system
US4947368A (en) * 1987-05-01 1990-08-07 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers
US5111424A (en) * 1987-05-01 1992-05-05 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfer
US4937733A (en) * 1987-05-01 1990-06-26 Digital Equipment Corporation Method and apparatus for assuring adequate access to system resources by processors in a multiprocessor computer system
US5034883A (en) * 1987-05-01 1991-07-23 Digital Equipment Corporation Lockhead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers
US5341510A (en) * 1987-05-01 1994-08-23 Digital Equipment Corporation Commander node method and apparatus for assuring adequate access to system resources in a multiprocessor
US4980854A (en) * 1987-05-01 1990-12-25 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers
DE3740290C2 (de) * 1987-11-27 1997-01-16 Licentia Gmbh Vorrichtung zum Steuern und/oder Regeln von Prozessen
US5140680A (en) * 1988-04-13 1992-08-18 Rockwell International Corporation Method and apparatus for self-timed digital data transfer and bus arbitration
US5123100A (en) * 1989-01-13 1992-06-16 Nec Corporation Timing control method in a common bus system having delay and phase correcting circuits for transferring data in synchronization and time division slot among a plurality of transferring units
EP0464237A1 (en) * 1990-07-03 1992-01-08 International Business Machines Corporation Bus arbitration scheme
DE4024029C2 (de) * 1990-07-28 1994-07-28 Teldix Gmbh Entscheidungslogik zur Priorisierung und Synchronisierung zeitlich asynchroner Signale
GB2249460B (en) * 1990-09-19 1994-06-29 Intel Corp Network providing common access to dissimilar hardware interfaces
JPH0823859B2 (ja) * 1990-09-28 1996-03-06 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理システム
US5296936A (en) * 1991-07-22 1994-03-22 International Business Machines Corporation Communication apparatus and method for transferring image data from a source to one or more receivers
US5301282A (en) * 1991-10-15 1994-04-05 International Business Machines Corp. Controlling bus allocation using arbitration hold
US5202999A (en) * 1992-01-10 1993-04-13 Digital Equipment Corporation Access request prioritization and summary device
US5408616A (en) * 1992-03-04 1995-04-18 Rockwell International Corp. System for redirecting output to either return bus or next module line upon the detection of the presence or absence of next module using ground line
US5481675A (en) * 1992-05-12 1996-01-02 International Business Machines Corporation Asynchronous serial communication system for delaying with software dwell time a receiving computer's acknowledgement in order for the transmitting computer to see the acknowledgement
US5388225A (en) * 1992-09-16 1995-02-07 Texas Instruments Incorporated Time-domain boundary bridge method and apparatus for asynchronous sequential machines
US5394556A (en) * 1992-12-21 1995-02-28 Apple Computer, Inc. Method and apparatus for unique address assignment, node self-identification and topology mapping for a directed acyclic graph
WO1994022102A1 (en) * 1993-03-16 1994-09-29 Ht Research, Inc. A chassis for a multiple computer system
US6104724A (en) * 1993-09-20 2000-08-15 Transwitch Corp. Asynchronous data transfer and source traffic control system
PT724796E (pt) * 1993-09-20 2003-04-30 Transwitch Corp Sistema de transferencia de dados assincrona e de controlo de trafego gerado por fonte
US6205155B1 (en) 1999-03-05 2001-03-20 Transwitch Corp. Apparatus and method for limiting data bursts in ATM switch utilizing shared bus
CA2322613A1 (en) 2000-10-06 2002-04-06 Ibm Canada Limited-Ibm Canada Limitee Latch mechanism for concurrent computing environments
US7313151B2 (en) * 2002-02-06 2007-12-25 Transwitch Corporation Extendible asynchronous and synchronous interface bus for broadband access
US7239651B2 (en) * 2002-03-11 2007-07-03 Transwitch Corporation Desynchronizer having ram based shared digital phase locked loops and sonet high density demapper incorporating same
US6765867B2 (en) 2002-04-30 2004-07-20 Transwitch Corporation Method and apparatus for avoiding head of line blocking in an ATM (asynchronous transfer mode) device
US20030206550A1 (en) * 2002-04-30 2003-11-06 Transwitch Corporation Methods and apparatus for increasing the number of UTOPIA ports in an ATM device
US7274657B2 (en) * 2002-12-23 2007-09-25 Transwitch Corporation Methods and apparatus for providing redundancy in an asynchronous data transfer and source traffic control system
US7342885B2 (en) * 2003-01-15 2008-03-11 Transwitch Corporation Method and apparatus for implementing a backpressure mechanism in an asynchronous data transfer and source traffic control system
US7430201B1 (en) 2003-03-21 2008-09-30 Transwitch Corporation Methods and apparatus for accessing full bandwidth in an asynchronous data transfer and source traffic control system
US8473634B2 (en) * 2003-10-23 2013-06-25 Microsoft Corporation System and method for name resolution
US7613213B2 (en) * 2004-08-23 2009-11-03 Transwitch Corporation Time multiplexed SONET line processing
CN101137990B (zh) * 2005-02-03 2012-05-30 赛捷软件公司 用于定制和asic设计的静态时序分析和动态仿真
US20070027485A1 (en) * 2005-07-29 2007-02-01 Kallmyer Todd A Implantable medical device bus system and method
US12158771B2 (en) * 2023-03-31 2024-12-03 International Business Machines Corporation Clock gating circuit for avoiding out-of-spec clock operations in self-timed circuits

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3886524A (en) * 1973-10-18 1975-05-27 Texas Instruments Inc Asynchronous communication bus
JPS573091B2 (en]) * 1974-04-17 1982-01-20
US3997896A (en) * 1975-06-30 1976-12-14 Honeywell Information Systems, Inc. Data processing system providing split bus cycle operation
JPS5259534A (en) * 1975-11-11 1977-05-17 Panafacom Ltd Data transfer system
US4084233A (en) * 1976-05-25 1978-04-11 Honeywell, Inc. Microcomputer apparatus
US4148011A (en) * 1977-06-06 1979-04-03 General Automation, Inc. Asynchronous priority circuit for controlling access to a bus
JPS5481734A (en) * 1977-12-13 1979-06-29 Mitsubishi Electric Corp Aquiring system of right of usage for common bus
JPS5857770B2 (ja) * 1979-06-22 1983-12-21 パナファコム株式会社 情報転送制御方式

Also Published As

Publication number Publication date
DE3463980D1 (en) 1987-07-02
US4660169A (en) 1987-04-21
JPS6015765A (ja) 1985-01-26
EP0130470A2 (en) 1985-01-09
EP0130470B1 (en) 1987-05-27
EP0130470A3 (en) 1985-05-02

Similar Documents

Publication Publication Date Title
JPH0316659B2 (en])
CA2050129C (en) Dynamic bus arbitration with grant sharing each cycle
US4050097A (en) Synchronization technique for data transfers over an asynchronous common bus network coupling data processing apparatus
JP2510799B2 (ja) デ―タ処理装置およびメモリコントロ―ラ
US6314484B1 (en) Computer system with a bus having a segmented structure
JP2928866B2 (ja) プログラマブルなデータ転送タイミング
US5319678A (en) Clocking system for asynchronous operations
JPH04283805A (ja) マイクロプロセッサシステムを動作させるための装置
JPS589461B2 (ja) マルチプロセッサ・システム
US7162557B2 (en) Competition arbitration system
US5453983A (en) Port controller
JPH0343804A (ja) シーケンス制御装置
JPH0429104B2 (en])
JP2756445B2 (ja) 非同期回路リセット方式
JP3130717B2 (ja) バスアービトレーションシステム
JP2502030B2 (ja) 同期式デ―タ処理システム用の同期化装置
JP2976417B2 (ja) マルチプロセッサシステム
JPH02170256A (ja) バス制御方法および装置
JPH08180027A (ja) 調停回路
JP2882341B2 (ja) 共有資源アクセス調停方式
JPS6156543B2 (en])
JPH11273380A (ja) Ｌｓｉ動作モード設定信号取り込み方法およびモード信号取り込み機能つきｌｓｉ
JPH09218848A (ja) バスインタフェースのデイジーチェーン方式
JPH0461387B2 (en])
JPH0575140B2 (en])